UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/938,106	08/23/2001	James M. Derderian	4832US (01-0104)	1038
63162 7590 03/24/2008 TRASK BRITT, P.C./ MICRON TECHNOLOGY P.O. BOX 2550 SALT LAKE CITY, UT 84110			EXAMINER	
			IM, JUNGHWA M	
SALI LAKE CITT, OT 84110			ART UNIT	PAPER NUMBER
			2811	
			NOTIFICATION DATE	DELIVERY MODE
			03/24/2008	ELECTRONIC

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

USPTOMail@traskbritt.com

	Application No.	Applicant(s)			
	09/938,106	DERDERIAN, JAMES M.			
Office Action Summary	Examiner	Art Unit			
	JUNGHWA M. IM	2811			
The MAILING DATE of this communic Period for Reply	ation appears on the cover sheet w	ith the correspondence address			
A SHORTENED STATUTORY PERIOD FO THE MAILING DATE OF THIS COMMUNIC  - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this commu  - If the period for reply specified above is less than thirty (30) - If NO period for reply is specified above, the maximum state - Failure to reply within the set or extended period for reply w Any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	CATION.  f 37 CFR 1.136(a). In no event, however, may a nication.  days, a reply within the statutory minimum of thir utory period will apply and will expire SIX (6) MON till, by statute, cause the application to become A	reply be timely filed  ty (30) days will be considered timely.  NTHS from the mailing date of this communication.  BANDONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed	on <i>22 January 2008</i>				
,	b)⊠ This action is non-final.				
' <u>=</u>	<i>'</i> —				
closed in accordance with the practice	·	-			
Disposition of Claims					
4) ☐ Claim(s) 23-27,29-35,40-51 and 53-6 4a) Of the above claim(s) is/are 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 23-27,29-35,40-51 and 53-6 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction	e withdrawn from consideration.  4 is/are rejected.				
Application Papers					
9) The specification is objected to by the		– .			
10) The drawing(s) filed on is/are:					
Applicant may not request that any object		` '			
Replacement drawing sheet(s) including t  11) The oath or declaration is objected to	· · · · · · · · · · · · · · · · · · ·				
Priority under 35 U.S.C. § 119	•				
<u>-</u>	ou foucies suicuity under 25 H C C (	2 110(0) (1) 0" (5)			
<u> </u>	locuments have been received. locuments have been received in A f the priority documents have been al Bureau (PCT Rule 17.2(a)).	Application No  received in this National Stage			
Attacherant					
Attachment(s)  1) \( \sum \) Notice of References Cited (PTO-892)	A) Interview	Summary (PTO-413)			
<ul> <li>Notice of References Cited (FT0-692)</li> <li>Notice of Draftsperson's Patent Drawing Review (PT 3)</li> <li>Information Disclosure Statement(s) (PT0-1449 or P Paper No(s)/Mail Date <u>2/2008</u>.</li> </ul>	O-948) Paper No(	s)/Mail Date nformal Patent Application (PTO-152)			

### **DETAILED ACTION**

### Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 1/22/2008 has been entered.

# Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 45 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 45 recites the limitation "setting a back side of second semiconductor device against least some discrete conductive elements of the discrete conductive elements without adhesive material present over the active surface of the first semiconductor device, such that the second semiconductor device is entirely supported by the at least some discrete conductive elements." Note that the instant invention does not disclose that the final configuration of the stacked chips is without adhesive material over the active surface of the first semiconductor device. Rather, the instant invention

Art Unit: 2811

explicitly shows that adhesive material is formed over the active surface of the first semiconductor device. Therefore, it is confusing how such that the second semiconductor device is entirely supported by the at least some discrete conductive elements since there is adhesive material between the first and the second semiconductor devices.

# Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 23, 24, 29, 30, 33, 40, 45, 46, 49, 50, 53, 59 and 61-64 are rejected under 35 U.S.C. 102(e) as being anticipated by Wu et al. (US 6400007), hereafter Wu.

Regarding claims 23 and 45, Fig. 4 of Wu shows a device to use a method for assembling semiconductor devices with a densely stacked arrangement (col.2, line 64 through col. 3, line 61), comprising:

a first semiconductor device 28;

discrete conductive elements 32 over portions of said first semiconductor device and;

setting a back side of a second semiconductor device 34 against over the first semiconductor device at least some of discrete conductive elements with the back side and at least some of discrete conductive elements being electrically isolated from each other (col.3, lines 54-56); and

Page 4

introducing adhesive material 50 between the first semiconductor device and the second semiconductor device.

Regarding the limitation in the preamble of claim 45, Fig. 4 of Wu shows "semiconductor device in a stacked arrangement with stacked arrangement having a height substantially equal to combined thickness of each of the semiconductor device and distances discrete conductive elements associated therewith protrude above said each of the semiconductor devices." In addition, note that the limitation in the preamble does not have patentable weight because it has been held that a preamble is denied the effect of a limitation where the claim is drawn to a structure and the portion of the claim following the preamble is a self-contained description of the structure not depending for completeness upon the introductory clause. *Kropa v. Robie*, 88 USPQ 478 (CCPA 1951).

Regarding the limitation in claim 45 "setting a back side of second semiconductor device against least some discrete conductive elements of the discrete conductive elements without adhesive material present over the active surface of the first semiconductor device, such that the second semiconductor device is entirely supported by the at least some discrete conductive element," it is understood that there is no adhesive material present over the active surface of the first semiconductor device until

the adhesive material is introduced to stack the second semiconductor device over the first semiconductor device.

Regarding claims 24 and 46, Wu discloses positioning the second semiconductor device comprises positioning the second semiconductor device on said at least some of discrete conductive elements with the back side and the discrete conductive elements in mutual electrical isolation (col.3, lines 54-56).

Regarding claims 29 and 49, Wu discloses a quantity of adhesive material 50 to at least an active surface of the first semiconductor device (col.3, lines 24-25).

Regarding claims 30 and 50, it is inherent that the device of Wu shows drawing the second semiconductor device toward the first semiconductor device after applying the adhesive on the first device since the adhesive is applied on the active surface of the first semiconductor device and positioning the second semiconductor device is followed.

Regarding claims 33 and 53, it is inherent that the applying is effected after the positioning the second semiconductor device since positioning the second semiconductor device has to be done before permanent adhering to the first semiconductor device.

Regarding claims 40 and 59, Wu discloses securing the first semiconductor device and a substrate to one another (col.3, lines 16-20).

Regarding claim 61, it is inherent that electrical communication would be established between bond pads of the second semiconductor device (34) and the

Art Unit: 2811

corresponding contact areas of the substrate (col. 3, lines 41-43) in order to have the device operate functionally.

Regarding claim 62, Fig. 4 of Wu shows establishing communication comprises placing additional discrete conductive elements (56; wires) between each of the bond pads and the corresponding contact area of the corresponding contact areas.

Regarding claim 63, Fig. 4 of Wu shows proving at least one connective elements (42; signal output terminal) in communication with at least one bond pad of each of said first and second semiconductor devices (col. 3, lines 4-8).

Regarding claim 64, Wu discloses a method further comprising encapsulating (58 in Fig. 4; a packaging layer) said first and second semiconductor devices (col. 3, lines 44-47).

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 25, 26, 31, 34, 35, 41-44, 47, 51, 54-58 and 60 are rejected under 35 U.S.C. 103(a) as being unpatentable under obviousness over Wu in view of Lee et al. (US 6,388,313), hereafter Lee.

Regarding claims 25 and 47, Wu discloses the most aspect of the instant invention except "providing a dielectric coating on at least portion of said discrete conductive elements." Lee discloses a method providing a dielectric coating on at least portion of said discrete conductive elements (col. 5, lines 40-44). It would have been obvious to one of ordinary skill in the art at the time of the invention to apply a coat on the discrete conductive elements (wires) of Wu's device with the teaching of Lee in order to prevent a short circuit between the semiconductor device and the bare wires.

Regarding claim 26, Lee shows a method wherein the providing comprises forming at least one of a dielectric oxide and a dielectric polymer coating on at least said portions of the discrete conductive elements (col. 5, lines 22-24).

Regarding claims 31 and 51, Wu does not disclose "said drawing is effected by at least one of capillary action of the adhesive material, curing of the adhesive material, application of heat to the adhesive material, and vibration of the adhesive material." However, it would be obvious that such drawing is effected by one of the effects recited by the pending claim since Wu's adhesive material (resin) is identical to the one recited in the instant invention. Furthermore, Lee discloses the drawing is effected by at least curing of the adhesive material (resin) and application of heat to the adhesive material (curing; col. 5, lines 32-40).

The limitations regarding claims 34 and 35 have been discussed in claims 30 and 31 with the combined teaching of Wu and Lee.

Regarding claim 41, Wu does not disclose "said placing the discrete conductive elements comprises securing the discrete conductive elements to contact areas of the

substrate and the bond pads of the first semiconductor device." Lee shows a method wherein the placing the discrete conductive elements comprises securing the discrete conductive elements to contact areas of the substrate and the bond pads of the first semiconductor device (col. 5, lines 8-10). It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teaching of Lee into the device of Wu in order to have signals transferred between the stacked devices through having the discrete conductive elements (wires) secured on the contact areas (bond pads) on the substrate.

Page 8

Regarding claim 42, Lee shows the securing comprises electrically connecting bond pads of the second semiconductor device to the corresponding contacts areas of the substrate (col. 5, lines 13-16).

Regarding claim 43, Lee shows encapsulating at least portion of at least one of the substrate, the first semiconductor device, and the second semiconductor device (col. 6, lines 32-36).

Regarding claim 44, Lee shows forming external conductive elements 27 in Fig. 1 on the substrate in electrical communication with corresponding contact areas (col. 5, lines 1-4).

Limitations of claims 54 and 55 have been discussed in claims 34 and 35.

Regarding claim 56, Wu fails to disclose "biasing at least one of the first and second semiconductor devices toward the other of the first and second semiconductor devices." Lee shows biasing at least one of the first and second semiconductor devices toward the other of the first and second semiconductor devices (col. 4, lines 54-68). It

would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teaching of Lee into the device of Wu in order to have an electrical connection for a necessary circuit configuration of the device.

Regarding claim 57, Lee shows controlling the biasing by means of adhesive (col. 4, lines 54-68).

Regarding claim 58, Lee shows the controlling the biasing comprises controlling the biasing force to a level sufficient to deform, kink, bend, or collapse the discrete conductive elements.

See the respective portions of the specification such as col. 5, lines 24-32.

Regarding claim 60, Wu fails to show "connecting the discrete conductive elements to corresponding contact areas of the substrate." Lee shows connecting the discrete conductive elements to corresponding contact areas of the substrate (col. 5, lines 8-10). It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teaching of Lee into the device of Wu in order to have current flow from supply contact areas of the substrate to the semiconductor devices through the discrete conductive elements (wires).

Claims 27, 32 and 48 are rejected under 35 U.S.C. 103(a) as being unpatentable under obviousness over Wu in view of Shim et al. (US 6,531,784), hereafter Shim.

Regarding claims 27 and 48, Wu does not disclose positioning a dielectric layer at least portions of the backside of the second semiconductor device. Fig. 7 of Shim shows the dielectric layer (50C) on the portion of the backside of the second

Application/Control Number: 09/938,106 Page 10

Art Unit: 2811

semiconductor device. It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teaching of Shim into the device of Wu in order to enhance the electrical isolation between the devices and the wires.

Regarding claim 32, Wu does not disclose positioning a dielectric layer at least portions of the backside of the second semiconductor device. Fig. 3 of Shim shows the dielectric layer (44) on the portion of the backside of the second semiconductor device. It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teaching of Shim into the device of Wu in order to mount two devices securely.

# Response to Arguments

Applicant's arguments filed 1/22/2008 have been fully considered but they are not persuasive.

Applicant argues newly amendments to the claims 23 and 45 would over the the Wu reference. However, as discussed above in the office action, Wu clearly shows all the limitations including the newly amended portions. In addition, note that the amendments to the claim 45 is not disclosed in the instant invention, and furthermore, it is confusing how such that the second semiconductor device is entirely supported by the at least some discrete conductive elements since there is adhesive material between the first and the second semiconductor devices.

#### Conclusion

Application/Control Number: 09/938,106 Page 11

Art Unit: 2811

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JUNGHWA M. IM whose telephone number is (571)272-

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne A. Gurley can be reached on (571) 272-1670. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

1655. The examiner can normally be reached on MON.-FRI. 7:30AM-4:00PM.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Junghwa M. Im/ Examiner, Art Unit 2811

/jmi/ 3/17/2008 Application/Control Number: 09/938,106

Page 12

Art Unit: 2811

Application/Control Number: 09/938,106 Page 13

Art Unit: 2811